Abstract-Finite state model predictive control (MPC) has been recently applied to several converter topologies, as it can provide many advantages over other MPC techniques. The advantages of MPC include fast dynamics, multitarget control capability, and relatively easy implementation on digital control platforms. However, its inherent variable switching frequency and lower steady-state waveform quality with respect to standard control, which includes an appropriate modulation technique, represent a limitation to its applicability. 
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converter [1] , [2] . For such reasons matrix converters are often proposed in high powser density applications, such as drive [3] , [4] , aircraft ground power supply units [5] , inductive power transfer [6] [7] [8] , and hybrid transformers [9] , [10] , as a compact alternative to standard back-to-back ac/ac topologies. Among all the possible topologies in the matrix converter family, the indirect matrix converter (IMC) represents an interesting solution for direct ac-ac power conversion in many applications. The IMC is composed of a rectifier stage and an inverter stage that are directly connected, without dc link energy storage elements [11] [12] [13] . In order to modulate the ac waveform in the rectifier stage, bidirectional switches are required [14] . When compared to the direct matrix converter (DMC), the IMC presents zero current switching on the input stage, which simplify the commutation of the bidirectional switches [11] , while the output stage, which is always hard switched, does not present particular commutation issues. For such reason when the IMC is designed for high switching frequencies, taking advantage of modern Silicon Carbide (SiC) MOSFETs [15] , the input stage bidirectional switches can still be achieved using standard insulated gate bipolar transistor (IGBT) silicon devices requiring only six SiC MOSFETs for the output stage. On the contrary, in the case of DMC, all 18 switches have to be realized using SiC MOSFETs [13] . Moreover, when the converter output frequency is similar to the input frequency, the IMC achieves a better losses distribution over all the switching devices than DMC. This can be achieved when IGBT devices are selected and advanced modulation schemes are implemented [16] or using a classical modulation scheme but SiC MOSFET devices on the output stage [17] . The IMC features bidirectional power flow, sinusoidal input and output currents, and controllable input power factor. The topology has been suggested as a potential alternative to conventional voltage source converters due to its advantages in terms of power density. For such reasons control strategies [18] , [19] , modulation algorithms [20] [21] [22] [23] [24] [25] , extended topologies [26] , and applications for IMC [27] [28] [29] are often investigated. When compared to the traditional backto-back converter, the IMC requires a higher number of power semiconductor devices.
In the IMC topology, a direct coupling between the converter input and output is present. As a result, the modulation algorithms and control strategy complexity is increased [20] [21] [22] . Space vector modulation (SVM) is widely applied to the IMC [30] where in every sampling period, the expected input current vector and output voltage vector are synthesized 0093-9994 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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by applying multiple fundamental vectors. However, with the rapid development of digital processors and power devices, the use of SVM in conjunction with linear controllers is now being challenged by model predictive control (MPC) [13] . An MPC provides numerous advantages over conventional modulation and control methods, such as the capability of achieving several control targets within a single control loop, easy implementation on digital control boards, capability of include constraints in the control system, and improved dynamic performance [3] , [4] , [31] [32] [33] [34] . An MPC has been successfully applied to the IMC to obtain sinusoidal input and output currents, control the input reactive power, increase efficiency, and reduce common mode voltages [26] , [28] , [35] , [36] . Considering all the possible switching states of IMC, MPC selects the best one to minimize a cost function in every sampling period. The cost function is usually composed by the difference between the predictions of the system variables to be controlled and their reference values. However, a critical issue of MPC is that, due to the lack of a modulator, only one switching state is applied to the converter in one sampling period. As a result, when compared to conventional pulse-width modulation (PWM) algorithms, MPC leads to larger ripple in the system waveforms [37] . Moreover, MPC presents a variable device switching frequency, thus resulting in a wide harmonic spectrum which extends from the fundamental frequency to half of the sampling frequency [27] . As a consequence, MPC requires a higher sampling frequency, with respect to linear controller with standard PWM algorithms, in order to achieve similar waveform quality, as well as increasing the input filter design complexity. With the aim of improving the performance of MPC by incorporating a modulation technique inside the MPC algorithm, the modulated model predictive control (M 2 PC) concept has been introduced and applied to several power converter topologies [38] [39] [40] [41] [42] [43] . In M 2 PC, two or more switching states are selected by the cost function minimization algorithm and applied to the converter within a fixed switching cycle with appropriately chosen application times. In such way the switching frequency of M 2 PC is kept constant, thus improving the waveform quality. This paper presents the application of M 2 PC for the IMC topology and it is organized as follows. Section II describes the operational proprieties of an IMC. The M 2 PC design methodology adopted is presented in Section III. Finally, the simulation and experimental results are reported in Sections IV and V, respectively.
II. CONVERTER DESCRIPTION
The IMC consists of a current source rectifier (CSR) and a voltage source inverter (VSI), as shown in Fig. 1 . The rectifier stage is composed of six bi-directional switches and it is coupled with the inverter stage by a common virtual dc-link.
For the rectifier stage, its output voltage u i and dc-link voltage u dc , are defined by the switches state accordingly with the following expression:
where S ri (i ∈ 1, 2, 3, 4, 5, 6) represents the switching state of the six switches in the rectifier stage, whose value is 1 or 0 for
closed state and open state, respectively. Correspondingly, the input current vector i i is calculated as in (2), where i dc is the dc-Link current,
Similarly, the inverter stage currents, i o , and voltages, u o , are defined as follows:
where S ie (e ∈ 1, 2, 3, 4, 5, 6) represents the switching state of the six switches in the inverter stage, whose values are 1 or 0, for closed state and open state, respectively. In order to properly operate the IMC requires a capacitive input filter on the CSR and an inductive output filter on the VSI. However, in order to improve the waveforms quality usually LC filter are preferred.
For the safety operation of IMC, the following three conditions are mandatory to be met. 1) Any two input phases cannot be short circuited.
2) Any output phase cannot be open circuited.
3) The dc-link voltage must be positive. According to these constraints, there are nine valid switching states for the rectifier stage and eight valid switching states for the inverter stage.
III. M 2 PC DESIGN
As shown in Fig. 1 , the M 2 PC algorithm can be divided into five sections. Initially, source and output current prediction generate i s (k + 1) and i o (k + 1), which are the predicted input and output currents at the (k + 1)th sampling instant. Then, the input and output cost function minimization algorithms select which switching states are going to be applied at the input and output stage of the IMC. Finally, the switching sequence rearrangement allocates the time of each state applied to IMC. It can be seen in Fig. 1 that M 2 PC selects two switching states for rectifier stage and three switching states for the inverter stage in one sampling period. This is a procedure, similar to PWM algorithms, while traditional MPC generates only one switching state for each stage, as presented in [31] . M 2 PC is presented in details in the following sections.
A. Input and Output Current Prediction
The discrete state-space equation for the input side, with source current i s and input voltage u i as state variables, is obtained from Fig. 1 , where matrices Φ i and Γ i are
with L f , R f , and C f representing the input filter parameters and T s is the sampling time. Similarly, the discrete state-space equation for the output stage, having the output current i o as the single state variable, is described as follows:
where L o and R o represent the output filter inductance and load resistance, respectively. Equations (5) and (8) are used to predict the values of the state variables at the k + 1 sampling instant and are calculated for every possible switching states of both rectifier and inverter stages.
B. Cost Function Minimization
The cost function g for each switching state is defined as the absolute square value of the input and output currents error
This definition is suitable for all the switching states of both the rectifier stage and inverter stages. The input current reference is computed using a power balance method. The active power at the input side of the matrix converter [3] is defined as follows:
where I s and U s are the modules of i s and u s , respectively, and ϕ s is their corresponding phase shift. From the definitions of output active power
and the converter efficiency
the reference source current module is computed as follows:
where both the reference output current module I * o and phase ϕ s are user defined. In fact, by imposing the current reference angle, it is possible to achieve reactive power control and, in regenerative configurations, reverse active power flow from the output stage to the rectifier stage. However, in the latter case, the source current reference has to be modified accordingly to the equations in [3] . M 2 PC is first executed for the rectifier stage. In this stage, g iγ is defined as the cost function of one switching state I γ and g iδ as the cost function of the next adjacent switching state I δ (i.e., only one device commutation separates the states I γ and I δ ). The values g iγ and g iδ are calculated according to (10) , considering the two states I γ and I δ , respectively. The cost function of the vectors couple is then defined as (15) where d iγ and d iδ are the duty cycle associated with I γ and I δ , respectively. Assuming the duty cycles inversely proportional to the cost faction associated with the same vector, it is possible to define the following system:
where k is a normalizing constant. Solving the system for d iγ , d iδ , and k, it is possible to obtain
(17) The best couple of adjacent switching states I γ and I δ of the rectifier stage is selected in order to minimize g i as shown in (15), and then their duty cycles can be calculated using (17) . From the control of the rectifier stage, the average dclink voltage required by the control of the inverter stage is also obtained
where u dcγ and u dcδ are the dc-link voltages obtained when state I γ and I δ are applied to the rectifier stage separately. Similarly, the inverter stage control is implemented defining the cost functions for two adjacent switching states U μ and U ν , and the zero voltage state U 0 according to (10) , namely g uμ , g uν , and g u0 . The cost function for the inverter stage is then defined as in (19) , and the associated duty cycles of U μ , U ν , and U 0 are calculated as in (20),
By minimizing g u the best couple of adjacent switching states U μ and U ν for the inverter stage are selected, with the zero voltage state U 0 selected to minimize the number of devices commutations.
The control of the inverter stage also generates the average dc-link current i dc to be used in the control of the rectifier stage. Even if i dc can be calculated using a similar approach to the one in (18) , it can also be expressed as in (21) in order to reduce the control computational burden
where u dc is obtained by (18) and P * o is the reference value of the output active power, calculated as in (22) from the output current amplitude reference value I om * ,
Equation (22) is derived from power balance considerations on the IMC converter. In fact, since the IMC does not present any energy storage elements on the dc-link, the input active power, dc-link power, and output active power are always equal, assuming lossless power devices.
Since the control of the rectifier stage and the inverter stage are executed sequentially, one sample delay is present on the calculation of i dc . In fact, while the value of u dc is calculated by the rectifier stage controller and instantaneously applied to the inverter stage control, the value of i dc is calculated by the inverter stage controller and applied to the rectifier stage control at the next sampling period. This approximation may degrade the input performances, even if its effect may be neglected for the considered sampling frequency. 
C. Switching Pattern
Due to the absence of dc-link energy storage elements, the switching sequences of the rectifier stage and inverter stage are coupled, in order to obtain the expected input and output currents. The switching pattern proposed in this paper is shown in Fig. 2 . In this pattern, the switching sequences of the two stages are closely coordinated. The inverter stage application times are allocated proportionally to the rectifier stage application times, hence proportionally to I γ in the first part of the switching cycle and to I δ in the second part of the switching cycle. The resulting duty cycles d V1 ∼ d V6 associated with the states of the inverter stage are calculated as follows:
and the duty cycle d C associated with the commutation of the rectifier stage is equal to
As it is shown in Fig. 2 , the symmetrical switching pattern selected for this application results in a switching frequency which is two times the control sampling frequency, thus obtaining an improved waveform quality without increasing the control platform computational burden.
It is clear from (23) and (24) that d C is always larger than d V3 and smaller than d V4 . Therefore, the rectifier stage commutation always happens when the dc-link current i dc is zero, i.e., when the zero voltage stage U 0 is applied to the inverter stage. This means that zero-current switching is guaranteed for the rectifier stage, simplifying the commutation strategy of the IMC. In addition, similar to the switching pattern in conventional PWM algorithms [37] , the inverter stage duty cycles are adjusted accordingly to the rectifier stage duty cycle. Only the average dc-link voltage produced by the rectifier stage is required from for the inverter stage control, while the average dc-link current produced by the inverter stage is required for the rectifier stage control. The selected switching pattern ensure that u dc and i dc can be considered constant during a sampling period, allowing independent control of the two stages and sinusoidal input and output currents waveforms. With respect to classical SVM strategies for IMC, in M 2 PC the duty cycles are calculated using an empirical method based on the normalized cost function ratio for different switching states. The resulting duty cycles represent a suboptimal solution which allows us to obtain a predetermined switching pattern and, as a consequence, a fixed switching frequency whilst maintaining all the attractive features of MPC. It is shown in [40] that the resulting cost function of M 2 PC always has a lower value than the equivalent for a classical MPC controller.
IV. SIMULATION RESULTS
Simulation using MATLAB/Simulink has been carried out in order to compare the performance of the proposed M 2 PC with the traditional MPC [26] . The parameters of the simulation model are shown in Table I .
The source currents and their fast Fourier transformation (FFT) plots for the standard MPC and the proposed M 2 PC are shown in Fig. 3 . It is clear from Fig. 3 that i s is severely distorted when using the traditional MPC working under a relatively low sampling frequency (10 kHz). Clearly by increasing the sampling frequency to 50 kHz the input current quality is increased. However, since predictive controllers are commonly demanding in terms of computational resources, it is not always possible to increase the sampling frequency in practical implementations. On the other hand, by using the proposed M 2 PC, the total harmonic distortion (THD) of i s is reduced to 12.53% with the harmonics content concentrated around multiples of the switching frequency and without the need of increasing the sampling frequency. Similar conclusions can be drawn from the waveforms of output current i o and its FFT which are shown in Fig. 4 . Compared with the traditional MPC, M 2 PC helps to achieve better waveform quality also on the inverter stage, where the output currents THD is reduced to 7.55%. In addition, the waveforms of dc-link voltage u dc and current i dc are shown in Fig. 5 . The commutation of u dc represents the switching state change of the rectifier stage. With the traditional MPC, it is possible for the rectifier stage to change its switching state when i dc is nonzero. This may increase the converter losses and a more complex commutation strategy (e.g., four-step commutation) may be required for the rectifier stage. On the contrary, with M 2 PC, the commutation of u dc always occurs when i dc is zero, ensuring zero-current switching of the rectifier stage.
V. EXPERIMENTAL RESULTS

M
2 PC is further evaluated experimentally on the prototype shown in Fig. 6 . Experimental parameters match the simulation parameters shown in Table I .
In addition to the input filter, an electromagnetic interference (EMI) filter is connected to the ac source. Detailed informa- tion about the EMI filter design can found in [13] . The control scheme is implemented on a Spectrum Digital control board featuring a Texas Instruments C6713 digital signal processor (DSP), coupled with a ProAsic 3 field programmable gate array (FPGA) board.
First, the control steady-state performances are evaluated for an output current reference of 4 A amplitude and 30 Hz frequency. The obtained experimental result is illustrated in Fig. 7 . From Fig. 7(a) , it can be noted that the source current is in phase with the source voltage, providing unity power factor operation. Moreover, both the source current and output current are sinusoidal, with the harmonic spectrum shown in Fig. 7(b) and (c). By comparing Fig. 7 with Fig. 3 , it can be concluded that source current and output current harmonic spectrum validate the simulation results. However, the output current first harmonic amplitude is 3.75 A, presenting a steady-state error of 6.25%. This is a common problem related with model-based control techniques, where the system model inaccuracies result in a steady-state error on the controlled variables. Regarding the harmonic content of the source current around the sampling frequency (10 kHz), it can be noted a discrepancy between simulation and experimental results. This difference is related to the EMI filter on the input side, which helps to attenuate the high-order harmonics around the switching frequency and it is not included in the discretized model used for control design.
In the second set of results, the output current frequency is set to 60 Hz, while the other control parameters are kept as in the previous case. The obtained experimental result is shown in Fig. 8 where it can be noted that the source and output current harmonic distribution present minimal variation when the output current frequency varies, resulting in stable control performances for wide variations of the output current frequency. Finally, the dynamic performances are evaluated with step changes of both output current amplitude and frequency. The results are shown in Figs. 9 and 10, respectively. As expected, the control presents a fast dynamic response on both input and output currents.
The output current frequency can be clearly increased, as it is limited mainly by the control sampling frequency (10 kHz) and the output filters parameters. Considering the high control bandwidth of predictive controllers, the output current frequency could be increased up to its theoretical limit of half the sampling frequency without causing instability. However due to the reduced number of samples the results may not be acceptable in terms of current THD. For such reason, as it is commonly done with standard controller, a practical limit for the output frequency can be set at one tenth of the sampling frequency (1 kHz).
When the obtained results with M 2 PC are compared with results obtained in other works, such as in [35] , using a classical MPC controller, it can be noted that MPC can still obtain better performances of MPC when an higher sampling frequency is considered. However, this is not always possible since the high computational demand of MPC limits its application to relatively low sampling frequencies, such as 10 kHz, or requires the use of costly high end control boards with higher clock frequency.
VI. CONCLUSION
A fixed switching frequency finite-states MPC, named M 2 PC has been proposed in this paper for IMCs. M 2 PC includes a suitable modulation scheme inside the control cost function minimization algorithm. In this case the switching pattern of a classical SVM for IMC, which requires the highest number of commutation, has been implemented. However other switching patterns are still applicable to M 2 PC. Compared to the traditional MPC, the proposed approach has been demonstrated to have significant advantages. M 2 PC combines the fast dynamic performances of MPC with the increased waveform quality of SVM. The results obtained shows that M 2 PC is able to operate with low THD values with the same input and output filter parameters implemented when an SVM is considered. On the contrary MPC will require a much higher sampling frequency in order to achieve performance similar to M 2 PC, which is not always possible due to the computational limitations of modern control boards. Moreover, zero-current switching of the rectifier stage is achieved, which benefits simplifying the commutation strategy of IMC in practical implementations and increase the converter efficiency. The control performance of M 2 PC is also improved by obtaining sinusoidal supply currents and sinusoidal output currents with improved control accuracy.
The research results presented in this paper show that M 2 PC represents an alternative solution to conventional PWM algorithms, when applied to the IMC and higher control bandwidth is required by the application. Both steady-state and dynamic performance of M 2 PC are verified in simulation and validated with experimental results. M 2 PC retains all the desirable advantages of MPC, such as fast dynamic performance and multiobjective control. However the technique also has the advantages of using a PWM scheme, such as a fixed switching frequency and improved waveform quality without the need of a relatively high sampling frequency. 
